UK Patent Application (19) GB (11) 2 325 541 (13) A

(43) Date of A Publication 25.11.1998

- (21) Application No 9806453.8
- (22) Date of Filing 27.03.1998
- (30) Priority Data
 - (31) 08839442
- (32) 14.04.1997
- (33) US

(71) Applicant(s)

International Business Machines Corporation (Incorporated in USA - New York) Armonk, New York 10504, United States of America

(72) Inventor(s)

Ravi Kumar Arimilli John Steven Dodson Jerry Don Lewis Derek Edward Williams

(74) Agent and/or Address for Service

CJ Ling IBM United Kingdom Limited, Intellectual Property Department, Mail Point 110, Hursley Park, WINCHESTER, Hampshire, SO21 2JN, United Kingdom

- (51) INT CL6 G06F 12/08
- (52) UK CL (Edition P) **G4A** AMC
- (56) Documents Cited

GB 2302190 A EP 0258559 A2 WO 87/04823 A1 GB 2256512 A EP 0176972 A2 GB 2107092 A EP 0080875 A2


(58) Field of Search


UK CL (Edition P) G4A AMC INT CL6 G06F 12/08


(54) Abstract Title

Layering cache and architectural-specific functions

(57) Cache (e.g read/write) and architectural specific (e.g data move, status change) functions are layered (separated) within a cache controller, simplifying design requirements. Faster performance may be achieved and individual segments of the overall design may be individually tested and formally verified. Transition between memory consistency models is also facilitated. Different segments of the overall design may be implemented in distinct integrated circuits, allowing less expensive processes to be employed where suitable. The cache and architectural functions are handled by respective controller units 212, 214.










Fig. 3
Prior Art

LAYERING CACHE AND ARCHITECTURAL SPECIFIC FUNCTIONS

Technical Field

The present invention relates in general to cache controllers in data processing systems and in particular to cache controllers which layer cache and architectural specific functions. Still more particularly, the present invention relates to layering cache and architectural specific functions within a controller to improve performance and simplify design.

Description of the Related Art

Data processing systems which utilize a level two (L2) cache typically include a cache controller for managing transactions affecting the cache. Such cache controllers are conventionally implemented on a functional level, as depicted in Figure 3. For example, a cache controller 302 may include logic 304 for maintaining the cache directory logic 306 for implementing a least recently used (LRU) replacement policy, logic for managing reload buffers 308, and logic for managing store-back buffers 310. In traditional implementations, the cache is generally very visible to these and other architectural functions typically required for cache controllers, with the result that cache controller designs are specific to a particular processors such as the PowerPC, Alpha, or the x86 family of processors (PowerPC is a trade mark of International Business Machines Corporation and Alpha is a trade mark of Digital Equipment Corporation).

The prior art approach imposes stringent and complex design requirements on the controller implementation. The maximum frequency obtainable is limited by the interlocks required. Testing and formal verification of the design may be frustrated by the complexity of the design. It would be desirable, therefore, to simplify the design of a cache controller to eliminate such complexities.

35

40

5

10

15

20

25

30

DISCLOSURE OF THE INVENTION

Cache and architectural specific functions are layered within a controller, simplifying design requirements. Faster performance may be achieved and individual segments of the overall design may be individually tested and formally verified. Transition between memory

2

2

2

2

Different

consistency models is also facilitated. Different segments of the overall design may be implemented in distinct integrated circuits, allowing less expensive processes to be employed where suitable.

BRIEF DESCRIPTION OF THE DRAWINGS

The Invention will now be described with reference to the accompanying drawings, in which:

Figure 1 depicts a data processing system implemented with a nonshared cache controller design in accordance with a preferred embodiment of the present invention;

Figure 2 is a block diagram of a nonshared cache controller design in accordance with a preferred embodiment of the present invention; and

Figure 3 depicts a prior art cache controller design.

DETAILED DESCRIPTION OF THE INVENTION

20

25

30

35

15 *

5

10

With reference now to the figures, and in particular with reference to Figure 1, a data processing system implemented with a nonshared cache controller design in accordance with a preferred embodiment of the present invention is depicted. Data processing system 100 may include only a single processor or may be a symmetric multiprocessor (SMP) system including a plurality of processors. A single processor system is shown in the example depicted. Processor 102 may be a superscalar reduced instruction set computing (RISC) processor including separate level one instruction and data caches 104 and 106 within the processor. A PowerPCT processor may be utilized for processor 102.

Processor 102 is connected to a level two (L2) cache 108, which is a nonshared cache. A second processor (not shown) may be added to the system depicted, either with a separate L2 cache or sharing L2 cache 108 with processor 102. L2 cache 108 is connected to system bus 110 for data processing system 100. Local memory 112 is also connected to system bus 110, as is I/O bus bridge 114. Other devices, such as memory-mapped graphics adapter 116, may also be connected to system bus 110. I/O bus bridge 114 is connected to I/O bus 118, which may be connected to a variety of other devices such as local area network (LAN) adapter 120 and hard disk drive 122.

.

Those of ordinary skill in the art will appreciate that the hardware depicted in Figure 1 may vary. For example, other peripheral devices, such as optical disk drive and the like also may be used in addition or in place of the hardware depicted. The depicted example is not meant to imply architectural imitations with respect to the present invention. In particular, a data processing system need not be limited to a single processor as shown in the depicted example to benefit from the present invention. The present invention may be employed, for example, to improve the performance of a data processing system having two processors, each with a corresponding L2 cache.

Referring to Figure 2, a block diagram of a nonshared cache controller design in accordance with a preferred embodiment of the present invention is illustrated. Controller 202 is implemented within cache 108 depicted in Figure 1. Controller 202 includes a bus interface unit (BIU) 204 connected to an upper bus 206 for a processor or a higher level cache, and a bus interface unit 208 to a lower bus 210, which may be a system bus or a bus to another cache. Upper bus 206 and lower bus 210 may differ; upper bus 206 may be, for example, a 60% bus, while lowe bus 210 may be a different bus.

Cache and architectural specific functions within controller 202 are layered. Thus, controller 202 includes cache controller 212 and architectural controller 214. Operations are distinguished as "cache" o "architectural" operations. Only cache operations are handled by cache controller 212, and only cache controller 212 performs operations on cache 216. Architectural operations are handled by architectural controller 214 and are seen by cache controller 212 as system-side operations.

A third unit, noncacheable controller 218, is also contained withit cache controller 202. Noncacheable controller 218 is actually a counterpart to cache controller 212 in that it also handles only cache operations. Whereas cache controller 212 handles cache operations directed at cache memory locations, noncacheable controller 218 handles cache operations directed at memory locations which do not map to cache 216. It is advantageous, for reasons known to those skilled in the art, to treat part of the system memory as noncacheable. Such memory may be utilized, for example, by memory mapped devices. While cache controller 212 operates on full cache blocks, noncacheable controller 218 operates on smaller memory segments, typically less than 8-16 bytes. Moreover,

4 noncacheable controller 218 does not store data, while cache controller 212 retains copies of data handled within cache 216. Cache operations are typically those operations which read or write values to memory locations, and therefore may change or retrieve the 5 value of data in a memory location. Cache operations are generally those simple operations which result from LOAD or STORE instructions, or The remaining operations equivalent instructions, within a processor. are defined as architectural operations. Unlike cache operations, architectural operations are more complicated and generally do not change the 10 value of data in a memory location. An architectural operation may move the data to a different location within the cache hierarchy, change the status of data in a particular memory location, or perform other such functions. However, architectural operations generally do not directly alter the value of data within a memory location. An example of an 15 exception is the data cache block zero (DCBZ) instruction in the PowerPC™ architecture, which is an architectural operation which alters the values of data in a memory location on a cache block basis. Cache operations, supported by cache controller 212, comprise the 20 largest majority of operations affecting the system cache. Within the complete set of operations supported by a given processor, cache operations may not derive from the portion of the instruction set which is most frequently executed and/or consume the largest majority of processor cycles. However, disregarding instructions directed to other 25 functional units within the processor, such as the floating point, fixed point, or branch units, cache operations are, collectively, executed most Toften and utilize the largest measure of time. The remaining operations affecting a system cache--those employed 30 for cache management, operating system management, page management, and synchronization, etc. -- are layered out and supported by architectural controller 214. Virtually all processor architectures support such operations, which are utilized in real time operation much less frequently than cache operations. Additionally, individual operations 35 among the architectural operations are generally implemented, if at all, in substantially divergent manners for different processors of interest.

Different designs may vary the set of operations supported by the cache controller and, by default, the remaining operations layered for support by the architectural controller. However, increasing the number

of operations supported by the cache controller increases the complexity of logic required. Additionally, if instructions selected for support by the cache controller are not supported by all processors of interest, the cache controller design loses its direct transferability to new controller designs.

While certain operations pass down only one path within controller 202-that is, through architectural controller 214 or cache controller 212-other operations are split and pass down both paths. Cache controller 212 employs a pass-through design, in which operations initiated at interface 220 generate a response at interface 222 while operations initiated at interface 222 produce a responsive action at interface 220.

Because cache and architectural operations are layered within controller 202, bus transactions and protocols may also be layered. That is, generic interfaces may be defined for cache controller 212, architectural controller 214, and noncacheable controller 218. Thus, interfaces 220-230 comprise generic protocol interfaces to bus interface units 204 and 208 which are, to the extent possible, not architecturally specific. This decouples the design for cache controller 212 from the specific protocols of bus 206 and bus 210, allowing the design for cache controller 212 to be reused. Bus interface units 204 and 208 are responsible for managing transactions and protocols to bus 206 and system bus 210, translating the specific bus transactions into the protocol for generic interfaces 220-230. By employing generic interfaces for interfaces 220-230, the designs for controllers 212, 214, and 218 are isolated from specific bus architectures and may be readily duplicated.

In contrast to traditional cache controllers, cache controller 212 may thus be implemented in a manner independent of the two buses 206 and 210, responding only to cache operations. Although such cache operations are initiated by transactions on either bus 206 or bus 210, only certain bus transactions will prompt a response within cache controller 212. In a preferred embodiment, cache controller 212 only responds to instruction fetch operations (IFETCH), LOAD operations, and WRITE operations on bus 206, and to READ operations, WRITE operations, and traditional SNOOPS on bus 210. This results in substantially simplified design requirements for cache controller 212. This is accomplished by avoiding the usual practice of overlaying the highly irregular (semantically and temporally) architectural operations and cache operations. The burden of responding

6 to the architectural operations is removed from the design of cache controller 212 and placed in architectural controller 214. The cache operations handled by cache controller 212 are supported by every commercial processor of interest in substantially the same form. 5 Only minor differences in specific implementation, from which cache controller 212 in the present invention is decoupled by generic interfaces 220 and 222, distinguish comparable instructions for different processors of interest. 10 By layering selected cache and architectural functions, and implementing generic interfaces to bus interface units 204 and 208, a large portion of the overall design of controller 202 may be directly transferred to new implementations. The cache controller logic may be reused without significant modification for cache operations. 15 sleeves of logic for the bus interface units may be easily implemented for handling new bus protocols and converting the generic protocol interfaces 220-230 of cache, architectural, and noncacheable controllers 212, 214, and 218 to interfaces for bus 206 and bus 210. significant effort for implementing a design supporting a different 20 processor is required by the architectural controller. Individual design of the logic supporting the architectural operations is required in any case since processor architectures vary dramatically. Overall, however, a significant savings in design effort for different processors may be achieved since only the semantics of operations handled by architectural 25 controller 214 will change. By layering cache and architectural functions, limiting cache controller 212 to responding to a few fundamental operations, the cache controller logic is greatly streamlined and simplified. In addition, the 30

architectural controller logic is also simplified since, by separating the two classes of operations, issues of interrelationships between operations in different classes are eliminated. The cache and architectural controllers may be designed as individual units.

Layering cache and architectural functions allows those operations which are performed most frequently--cache operations--to be executed as

35

40

fast as possible. The remaining architectural operations, which may occur as infrequently as once every 20,000 operations, are layered out

handled in the existing (and necessary) snoop logic for controller 202.

Layering cache and architectural functions also provides benefits in designing cache controller 212. In addition to being able to concentrate design efforts on simply running a few instructions as fast as possible, the design for cache controller 212 may be separately completed and tested. The complex logic required for architectural controller 214 need not impede completion of the cache controller design, which may be tested utilizing the generic interfaces.

Formal verification attempts to mathematically prove the operation of a design. Such formal verification is virtually impossible with extremely large, complicated designs. The modular approach of the present invention permits independent formal verification of different units within the overall design.

Independent verification of the cache controller design is important since cache controller 212 still contains the LRU logic and other essential logic discussed earlier. Additionally, bugs are more difficult to locate when contained within the mainstream path of the design if the mainstream path is complicated. By layering the more complex logic required for architectural controller 214 and the logic required for cache controller 212, the bugs become easier to locate. Moreover, with the layered design, bugs within the architectural controller 214 are less likely to impact operation of cache controller 212, which may continue to operate normally.

Because the complex, dedicated logic required for architectural operations is segregated, cache controller 212 may be pipelined and may operate at processor frequency while architectural controller 214 is run at a much lower frequency. In fact, the architectural controller 214 may be implemented in a separate chip or on a separate die, using a less expensive process.

Since the operations handled by architectural controller 214 occur so infrequently, an overall performance increase in controller 202 may actually be realized. The design allows instructions which are executed most frequently to be performed as fast as possible by streamlining cache controller 212 to only the essential logic.

providing dedicated hardware for architectural operations directly in the mainstream path of the controller enormously increases the complexity of the logic required and impacts pipelining and frequency

15

10

5

20

25

30

35

within the core controller logic. Nonetheless, traditional designs include the slow, scalar, nonpipelined logic required to support architectural instructions within the mainstream path, slowing the entire cache controller.

Layering cache and architectural allows pipelining of cache operations, and simplifies design requirements by eliminating the need for interlocks. Simplifying the design directly impacts the clock frequency (MHz) which may be obtained, since more complicated logic requires more interlocks, increasing cycle time.

Layering allows the design to be implemented in simple, largely autonomous units. Layering also allows cache controller designs to be more resilient to changing from one memory consistency model to another. The controller design may be developed more expeditiously during migration--from one memory consistency model to another, one processor to another, or both--by altering the cache and architectural controllers separately.

CLAIMS

	1.	A method of layering operations in a controller, comprising:
5		performing cache operations in a first controller unit; and
	where	performing architectural operations in a second controller unit, in operations within said controller are layered.

- 2. A controller, comprising:
 - a first controller unit performing cache operations; and
- a second controller unit performing architectural operations,
 wherein operations within said controller are layered.
 - 3. A controller, substantially as hereinbefore described, with reference to figures 1 and 2 of the accompanying drawings.

Amendments to the claims have been filed as follows

 A method of layering operations in a controller, comprising: receiving operations from a bus at a bus interface unit for a storage device within a storage hierarchy;

performing each cache operation received at the bus interface unit for the storage device in a first controller unit; and

performing at least a portion of each architectural operation received at the bus interface unit for the storage device in a second controller unit.

27. A method as claimed in claim 1, wherein the step of receiving operations from a bus at a bus interface unit for a storage device within a storage hierarchy further comprises:

receiving operations from a processor.

3. A method as claimed in claim 1, wherein the step of receiving operations from a bus at a bus interface unit for a storage device within a storage hierarchy further comprises:

receiving operations from a system bus.

4. A method as claimed in claim 1, wherein the step of receiving operations from a bus at a bus interface unit for a storage device within a storage hierarchy further comprises:

receiving operations from a processor at a first bus interface unit for the storage device; and

- receiving operations from a system bus at a second bus interface munit for the storage device.
 - 5. A method as claimed in claim 1, wherein the step of performing cache operations received at the bus interface unit for the storage device in a first controller unit further comprises:

performing instruction fetch, load, write, read and snoop operations in the first controller unit.

6. A method as claimed in claim 1, wherein the step of performing at least a portion of each architectural operation received at the bus interface unit for the storage device in a second controller unit further comprises:

performing cache management, memory management, operating system management, and synchronization operations in the second controller unit.

7. A method as claimed in claim 1, wherein the step of performing at least a portion of each architectural operation received at the bus interface unit for the storage device in a second controller unit further comprises:

performing a first portion of an architectural operation in the first controller unit, wherein the first portion of the architectural operation corresponds to a cache operation; and

performing a second portion of the architectural operation in the second controller unit.

- 8. A controller, comprising:
- a bus interface unit receiving operations from a bus for a storage device within a storage hierarchy;
- a first controller unit within the storage device performing each cache operation received at the bus interface unit for the storage device; and
- a second controller unit within the storage device performing at the least a portion of each architectural operation received at the bus interface unit for the storage device.
- 9. A controller as claimed in claim 8, wherein the bus interface unit receives operations from a processor.
- 10. A controller as claimed in claim 8, wherein the bus interface unit as receives operations from a system bus.
- 11. A controller as claimed in claim 8, wherein the bus interface unit comprises a first bus interface unit receiving operations from a processor for the storage device, the controller further comprising:
- a second bus interface unit receiving operations from a system bus for the storage device.
- 12. A controller as claimed in claim 8, wherein first controller unit performs instruction fetch, load, write, read and snoop operations.
- 13. A controller as claimed in claim 8, wherein second controller unit performs cache management, memory management, operating system management, and synchronization operations.
- 14. A controller as claimed in claim 8, wherein: the first controller unit performs portions or architectural

operations which correspond to a cache operation; and the second controller unit performs remaining portions of architectural operations.

15. A method of layering operations in a storage device within a data processing system storage hierarchy, comprising:

receiving operations from a system bus at a second bus interface unit for the storage device;

performing each cache operation received at the first and second bus interface units in a first controller unit within the storage device; and

performing at least a portion of each architectural operation received at the first and second bus interface units in a second controller unit within the storage device.

16. A method as claimed in claim 15, wherein the step of performing each cache operation received at the first and second bus interface units in a first controller unit within the storage device further comprises:

performing instruction fetch, load, store, write, read and snoop operations in the first controller unit.

17. A method as claimed in claim 15, wherein the step of performing each cache operation received at the first and second bus interface units in a first controller unit within the storage device further comprises:

performing portions of architectural operations corresponding to cache operations in the first controller unit.

18. A method as claimed in claim 15, wherein the step of performing at least a portion of each architectural operation received at the first and second bus interface units in a second controller unit within the storage device further comprises:

performing cache management, memory management, operating system management, and synchronization operations in the second controller unit.

19. A method as claimed in claim 15, wherein the step of performing at least a portion of each architectural operation received at the first and second bus interface units in a second controller unit within the storage device further comprises:

performing a remaining portion of architectural operations having portions corresponding to cache operations in the second controller unit.

- 20. A method as claimed in claim 15, further comprising:

 performing each cache operation on noncacheable memory addresses
 received at the first and second bus interface units in a third
 controller unit within the storage device.
- 21. A controller, substantially as hereinbefore described, with reference to figures 1 and 2 of the accompanying drawings.





Application No:

GB 9806453.8

Claims searched: 1-3 **Examiner:**

Date of search:

Geoffrey Western 21 September 1998

Patents Act 1977 Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.P): G4A (AMC)

Int Cl (Ed.6): G06F 12/08

Other:

Documents considered to be relevant:

Identity of document and relevant passage			
GB 2302190 A	(SECRETARY OF STATE FOR DEFENCE) N.b Fig 1a		1,2
GB 2256512 A	(INTEL)	N.b. Fig 2	1,2
GB 2107092 A	(WESTERN ELECTRIC)	N.b. Fig 1	1,2
EP 0258559 A2	(HONEYWELL)	N.b. Fig 2	1,2
EP 0176972 A2	(HONEYWELL)	N.b. Fig 2	1,2
EP 0080875 A2	(STORAGE TECHNOLOG'N	Y) .b. Fig 3, pages 18-20	1,2
WO 87/04823 A1	(DEC)	N.b. Figs 3,4	1,2
	GB 2302190 A GB 2256512 A GB 2107092 A EP 0258559 A2 EP 0176972 A2 EP 0080875 A2	GB 2302190 A (SECRETARY OF STATE GB 2256512 A (INTEL) GB 2107092 A (WESTERN ELECTRIC) EP 0258559 A2 (HONEYWELL) EP 0176972 A2 (HONEYWELL) EP 0080875 A2 (STORAGE TECHNOLOGY	GB 2302190 A (SECRETARY OF STATE FOR DEFENCE)

Member of the same patent family

- Document indicating technological background and/or state of the an
- Document published on or after the declared priority date but befor the filing date of this invention.
- Patent document published on or after, but with priority date earlie than, the filing date of this application.

Document indicating lack of novelty or inventive step

Document indicating lack of inventive step if combined with one or more other documents of same category.